浏览代码

controlcenterd: Disable sideband clocks

Signed-off-by: Dirk Eibach <dirk.eibach@gdsys.cc>
Dirk Eibach 9 年之前
父节点
当前提交
1c7639ae8a
共有 1 个文件被更改,包括 5 次插入0 次删除
  1. 5 0
      board/gdsys/p1022/controlcenterd.c

+ 5 - 0
board/gdsys/p1022/controlcenterd.c

@@ -57,6 +57,8 @@ struct ihs_fpga {
 	u32 versions;		/* 0x0004 */
 	u32 fpga_version;	/* 0x0008 */
 	u32 fpga_features;	/* 0x000c */
+	u32 reserved[4];	/* 0x0010 */
+	u32 control;		/* 0x0020 */
 };
 
 #ifndef CONFIG_TRAILBLAZER
@@ -384,6 +386,9 @@ static void hydra_initialize(void)
 		fpga = pci_map_bar(devno, PCI_BASE_ADDRESS_0,
 			PCI_REGION_MEM);
 
+		/* disable sideband clocks */
+		writel(1, &fpga->control);
+
 		versions = readl(&fpga->versions);
 		fpga_version = readl(&fpga->fpga_version);
 		fpga_features = readl(&fpga->fpga_features);