|
@@ -64,7 +64,7 @@ $(SRCTREE)/board/freescale/t104xrdb/t1040_nand_rcw.cfg
|
|
|
#define CONFIG_SYS_FSL_PBL_RCW \
|
|
|
$(SRCTREE)/board/freescale/t104xrdb/t1042_pi_nand_rcw.cfg
|
|
|
#endif
|
|
|
-#ifdef CONFIG_T1042RDB
|
|
|
+#ifdef CONFIG_TARGET_T1042RDB
|
|
|
#define CONFIG_SYS_FSL_PBL_RCW \
|
|
|
$(SRCTREE)/board/freescale/t104xrdb/t1042_nand_rcw.cfg
|
|
|
#endif
|
|
@@ -98,7 +98,7 @@ $(SRCTREE)/board/freescale/t104xrdb/t1040_spi_rcw.cfg
|
|
|
#define CONFIG_SYS_FSL_PBL_RCW \
|
|
|
$(SRCTREE)/board/freescale/t104xrdb/t1042_pi_spi_rcw.cfg
|
|
|
#endif
|
|
|
-#ifdef CONFIG_T1042RDB
|
|
|
+#ifdef CONFIG_TARGET_T1042RDB
|
|
|
#define CONFIG_SYS_FSL_PBL_RCW \
|
|
|
$(SRCTREE)/board/freescale/t104xrdb/t1042_spi_rcw.cfg
|
|
|
#endif
|
|
@@ -132,7 +132,7 @@ $(SRCTREE)/board/freescale/t104xrdb/t1040_sd_rcw.cfg
|
|
|
#define CONFIG_SYS_FSL_PBL_RCW \
|
|
|
$(SRCTREE)/board/freescale/t104xrdb/t1042_pi_sd_rcw.cfg
|
|
|
#endif
|
|
|
-#ifdef CONFIG_T1042RDB
|
|
|
+#ifdef CONFIG_TARGET_T1042RDB
|
|
|
#define CONFIG_SYS_FSL_PBL_RCW \
|
|
|
$(SRCTREE)/board/freescale/t104xrdb/t1042_sd_rcw.cfg
|
|
|
#endif
|
|
@@ -758,7 +758,7 @@ $(SRCTREE)/board/freescale/t104xrdb/t1042d4_sd_rcw.cfg
|
|
|
#endif
|
|
|
|
|
|
#ifdef CONFIG_FMAN_ENET
|
|
|
-#if defined(CONFIG_TARGET_T1040RDB) || defined(CONFIG_T1042RDB)
|
|
|
+#if defined(CONFIG_TARGET_T1040RDB) || defined(CONFIG_TARGET_T1042RDB)
|
|
|
#define CONFIG_SYS_SGMII1_PHY_ADDR 0x03
|
|
|
#elif defined(CONFIG_TARGET_T1040D4RDB)
|
|
|
#define CONFIG_SYS_SGMII1_PHY_ADDR 0x01
|
|
@@ -885,7 +885,7 @@ $(SRCTREE)/board/freescale/t104xrdb/t1042d4_sd_rcw.cfg
|
|
|
#define FDTFILE "t1040rdb/t1040rdb.dtb"
|
|
|
#elif defined(CONFIG_TARGET_T1042RDB_PI)
|
|
|
#define FDTFILE "t1042rdb_pi/t1042rdb_pi.dtb"
|
|
|
-#elif defined(CONFIG_T1042RDB)
|
|
|
+#elif defined(CONFIG_TARGET_T1042RDB)
|
|
|
#define FDTFILE "t1042rdb/t1042rdb.dtb"
|
|
|
#elif defined(CONFIG_TARGET_T1040D4RDB)
|
|
|
#define FDTFILE "t1042rdb/t1040d4rdb.dtb"
|