8168KEF.cfg 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. NODEID = 00 E0 4C 68 00 01
  2. ;ENDID = 00 E0 4C 68 FF FF
  3. ;VID = 10 EC
  4. ;DID = 81 68
  5. SVID = 10 EC
  6. SMID = 01 23
  7. ;Do not change following parameters without Realtek approval
  8. ;CONFIG0 = 00
  9. ;CONFIG1 = CF
  10. ;CONFIGx = 3C
  11. ;CONFIG3 = 60
  12. ;CONFIG4 = 14
  13. ;CONFIG5 = 02
  14. ;If PXE is enabled, set spi_en (IO reg offset 0x56 bit 3 set to 1) to 1
  15. ;CONFIG5 = 0A
  16. CONFIG7 = 07
  17. ;PMC = C3 FF
  18. ;ROMBAR = 00
  19. ;LEDCFG = High-Byte(19H) Low-Byte(18H)
  20. ;LEDCFG = 0C A9
  21. ;Prefetchable memory access. Non-Prefetchable set to 04H, Prefetchable set to 0CH
  22. ;PREFETCHABLE = 04
  23. ROMCONF = 3F
  24. ;Bit 7-6 Boot Protocol
  25. ; 00 ==> PXE protocol
  26. ; 01 ==> RPL protocol
  27. ;Bit 5-4 Boot order (method)
  28. ; 00 ==> ROM disable
  29. ; 01 ==> Int 18h
  30. ; 10 ==> Int 19h
  31. ; 11 ==> PnP/BEV(BBS)
  32. ;Bit 3 Show Config Message
  33. ; 0 ==> Enable
  34. ; 1 ==> Disable
  35. ;Bit 2 Shift+F10 Menu Entry
  36. ; 0 ==> Enable
  37. ; 1 ==> Disable
  38. ;Bit 1-0 Show Config Time
  39. ; 00 ==> 3 Seconds
  40. ; 01 ==> 5 Seconds
  41. ; 10 ==> 1 Seconds
  42. ; 11 ==> 0 Second
  43. ;Serial Number in PCI Config Space
  44. SN = 00 E0 4C 68 00 00 00 01
  45. ;LANCFG
  46. ;BIT 0:LAN Disable BIT 1:PHY Disable BIT 2:Link OK
  47. ;BIT 31:Clear LANCFG
  48. ;LANCFG = 00 00 00 00
  49. ;Link Capability
  50. ;PHYGBCR = 02 00
  51. ;PHYANAR = 01 E1
  52. ;SpeedUp Capability
  53. ;Enable GPHY speed up by MAC set to 29H, Disable GPHY speed up by MAC set to 21H
  54. ;PHYPWRFUN = 21
  55. ;CTAPSHORT
  56. ;Enable set to 01H, Disable set to 00H
  57. ;CTAPSHORT = 01
  58. ;DISFUNCXIOBAR = 00
  59. VERSION = 1.031