Home Verkennen Help
Inloggen
coolsoul
/
orangepi-build
spiegel van https://github.com/orangepi-xunlong/orangepi-build.git
1
0
Vork 0
Bestanden Issues 0 Wiki
Boom: 4b897b01ff
Aftakkingen Labels
orangepi-build
/
external
/
cache
/
sources
/
linuxpg
/
8168EPEF.cfg

8168EPEF.cfg 1.9 KB
Geschiedenis Ruwe

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778 
  1. NODEID = 00 E0 4C 68 00 01
    2. 

  2. ;ENDID = 00 E0 4C 68 FF FF
    3. 

  3. ;VID = 10 EC
    4. 

  4. ;DID = 81 68
    5. 

  5. SVID = 10 EC
    6. 

  6. SMID = 01 23
    7. 

  7. 

  8. ;Do not change following parameters without Realtek approval
    9. 

  9. ;CONFIG0 = 00
    10. 

  10. ;CONFIG1 = CF
    11. 

  11. CONFIGx = 3C
    12. 

  12. ;CONFIG3 = 60
    13. 

  13. ;CONFIG4 = 14
    14. 

  14. ;CONFIG5 = 02
    15. 

  15. ;If PXE is enabled, set spi_en (IO reg offset 0x56 bit 3 set to 1) to 1
    16. 

  16. ;CONFIG5 = 0A
    17. 

  17. ;CONFIG7 = 07
    18. 

  18. ;PMC = C3 FF
    19. 

  19. ;ROMBAR = 00
    20. 

  20. ;LEDCFG = High-Byte(19H) Low-Byte(18H)
    21. 

  21. ;LEDCFG = 0C A9
    22. 

  22. ;Prefetchable memory access. Non-Prefetchable set to 04H, Prefetchable set to 0CH
    23. 

  23. PREFETCHABLE = 04
    24. 

  24. ;ROMCONF = 3F
    25. 

  25. ;Bit 7-6    Boot Protocol
    26. 

  26. ;           00 ==> PXE protocol
    27. 

  27. ;           01 ==> RPL protocol
    28. 

  28. ;Bit 5-4    Boot order (method)
    29. 

  29. ;           00 ==> ROM disable
    30. 

  30. ;           01 ==> Int 18h
    31. 

  31. ;           10 ==> Int 19h
    32. 

  32. ;           11 ==> PnP/BEV(BBS)
    33. 

  33. ;Bit 3      Show Config Message
    34. 

  34. ;           0 ==> Enable
    35. 

  35. ;           1 ==> Disable
    36. 

  36. ;Bit 2      Shift+F10 Menu Entry
    37. 

  37. ;           0 ==> Enable
    38. 

  38. ;           1 ==> Disable
    39. 

  39. ;Bit 1-0    Show Config Time
    40. 

  40. ;           00 ==> 3 Seconds
    41. 

  41. ;           01 ==> 5 Seconds
    42. 

  42. ;           10 ==> 1 Seconds
    43. 

  43. ;           11 ==> 0 Second
    44. 

  44. 

  45. ;Serial Number in PCI Config Space
    46. 

  46. SN = 00 E0 4C 68 00 00 00 01
    47. 

  47. 

  48. ;LANCFG
    49. 

  49. ;BIT 1:PHY Disable    BIT 2:Link OK
    50. 

  50. ;BIT 31:Clear LANCFG
    51. 

  51. ;LANCFG = 00 00 00 00
    52. 

  52. 

  53. ;Multi Function Configuration.
    54. 

  54. ;Enable Multi function set to 01H, Disable Multi function set to 00H
    55. 

  55. ;MULTIFUN = 01
    56. 

  56. 

  57. ;Link Capability
    58. 

  58. ;PHYGBCR = 02 00
    59. 

  59. ;PHYANAR = 01 E1
    60. 

  60. 

  61. ;LEDSUBCFG
    62. 

  62. ;Please make sure CONFIGX LED low power bit enabled
    63. 

  63. ;(IO reg offset 0x53 bit 2 set to 0) before modifying LEDSUBCFG
    64. 

  64. ;BIT 0:LED0 Low Power Enable in D3cold    BIT 1:LED1 Low Power Enable in D3cold
    65. 

  65. ;BIT 2:LED2 Low Power Enable in D3cold
    66. 

  66. ;BIT 3:LED0 Preboot Enable    BIT 4: LED1 Preboot Enable
    67. 

  67. ;BIT 5:LED2 Preboot Enable
    68. 

  68. ;LEDSUBCFG = 00
    69. 

  69. 

  70. ;EHCI PMC
    71. 

  71. ;Enable EHCI PME_D3cold & PME_D3hot support in PMC
    72. 

  72. ;Please Do Not program this item if system does not support modern standby.
    73. 

  73. EHCIPMC = C3 FF
    74. 

  74. 

  75. ;Secure boot
    76. 

  76. ;SECUREBOOT = 01
    77. 

  77. VERSION = 1.031
    78. 

  78.